Amendments to the claims

Please amend claims 1, 17, 23 and 24 as shown in the following listing of claims. This listing of claims will replace all prior versions, and listings, of claims in the application.

- 1 1. (currently amended) A phase-locked loop (PLL) comprising: 2 a voltage controlled oscillator including a varactor having a first set of capacitor cells configured to adjust a capacitance based on a first control voltage, 3 4 and a second set of capacitor cells configured to adjust a capacitance based on a 5 second control voltage; and 6 a charge-pump loop filter configured to receive a first and a second update 7 signal each having at least one state based on a phase difference between a first clock and a second clock, and comprising: 8 9 a first component configured to adjust, during an update period, a voltage across an impedance from a reference level based on the states of 10 the first and second update signals and to return the voltage across the 11 impedance to the reference level prior to an end of the update period, 12 wherein the voltage across the impedance comprises the first control 13 voltage; and 14 15 a second component configured to adjust a voltage across a 16 capacitor based on the states of the first and second input signals, wherein 17 the voltage across the capacitor comprises the second control voltage.
- 1 2. (original) The PLL of claim 1, wherein the impedance comprises a capacitor.
- 1 3. (original) The PLL of claim 1, wherein the first clock comprises an input reference clock and the second clock comprises a feedback clock.
- 4. (original) The PLL of claim 1, wherein the first control voltage is substantially proportional to the phase difference.

- 5. (original) The PLL of claim 1, wherein the second control voltage is
- 2 substantially proportional to an integral of the phase difference.
- 6. (original) The PLL of claim 1, wherein the first control voltage adjusts a
- 2 phase of the second clock.
- 7. (original) The PLL of claim 1, wherein the second control voltage adjusts
- a frequency of the second clock.
- 8. (original) The PLL of claim 1, wherein the update period comprises a
- 2 clock period of the first clock.
- 9. (original) The PLL of claim 1, wherein the voltage across the impedance
- 2 has a level adjusted from the reference level for a duration based on the first and
- 3 second clocks.
- 1 10. (original) The PLL of claim 1, wherein the first component is configured
- 2 to provide the first control voltage at a level substantially equal to ground in
- 3 response to a first test signal and substantially equal to a power supply voltage in
- 4 response to a second test signal, and wherein the second component is configured
- to provide the second control voltage at a level substantially equal to ground in
- 6 response to a first test signal and substantially equal to a power supply voltage in
- 7 response to a second test signal.
- 1 11. (original) The PLL of claim 1, wherein the first component comprises:
- a first current source coupled to a power supply voltage;
- a first switch coupled between the first current source and an output node,
- 4 and configured to open and close based on the first update signal;
- a second current source coupled to ground;
- a second switch coupled between the second current source and the output
- 7 node, and configured to open and close based on the second update signal;
- a capacitor coupled between the supply node and ground, wherein a
- 9 voltage across the capacitor comprises the first control voltage;

- 10 a NOR-gate receiving the first and second clocks at a pair of inputs and
- providing a reset signal at an output; and 11
- a third switch coupled between the output node and a reference voltage 12
- 13 and configured to open and close based on the reset signal.
- 12. (original) The PLL of claim 11, wherein the first current source provides a 1
- 2 current from the voltage source to the output node when the first switch is closed,
- and the second current source provides a current from the output node to ground 3
- when the second switch is closed. 4
 - (original) The PLL of claim 1, wherein the second component comprises: 13.
- 2 a first current source coupled to a power supply voltage;
- a first switch coupled between the first current source and an output node, 3
- and configured to open and close based on the first update signal; 4
- a second current source coupled to ground; 5
- a second switch coupled between the second current source and the output 6
- node, and configured to open and close based on the second update signal; and 7
- 8 a capacitor coupled between the output node and ground, wherein a
- voltage across the capacitor comprises the second control voltage. 9
- (original) The PLL of claim 13, wherein the first current source provides a 14. 1
- current from the voltage source to the output node when the first switch is closed, 2
- 3 and the second current source provides a current from the output node to ground
- when the second switch is closed. 4
 - (original) The PLL of claim 1, where in the charge pump loop filter 15.
- 2 comprises:

1

1

- a plurality of first components, each configured to adjust, during the 3
- update period, a voltage across a corresponding impedance from a reference level 4
- based on the state of the first and second update signals and to return the voltage 5
- across the impedance to the reference level prior to the end of the update period, 6
- wherein the voltage across the impedance comprises a corresponding first control 7
- voltage for controlling a corresponding set of capacitor cells of the voltage 8

- 9 controlled oscillator, and wherein each of the first components of the plurality of
- first components is configured to be selectively enabled or disabled to adjust a
- phase lead compensation of the PLL.
- 1 16. (original) The PLL of claim 1, wherein the charge pump loop filter
- 2 comprises:
- a plurality of second components, each configured to adjust a voltage
- 4 across a capacitor based on the states of the first and second input signals, wherein
- 5 the voltage across the capacitor comprises a corresponding second control voltage
- 6 for controlling a corresponding set of capacitor cells of the voltage controlled
- oscillator, and wherein each of the second components is configured to be
- 8 selectively enabled or disabled.
- 1 17. (currently amended) A charge-pump loop filter for a phase-locked loop
- 2 including voltage controlled oscillator including a varactor having a first set of
- capacitor cells configured to adjust a capacitance based on a first control voltage,
- 4 and a second set of capacitor cells configured to adjust a capacitance based on a
- second control voltage, the charge-pump loop filter configured to receive a first
- and a second update signal each having at least one state based on a phase
- difference between a first clock and a second clock, the charge-pump loop filter
- 8 comprising:
- a first component configured to adjust, during an update period, a
- voltage across a first capacitor from a reference level based on the states of
- the first and second update signals and to return the voltage across the first
- capacitor to the reference level prior to an end of the update period,
- wherein the voltage across the first capacitor comprises the first control
- voltage; and
- a second component configured to adjust a voltage across a second
- capacitor based on the states of the first and second input signals, wherein the
- voltage across the second capacitor comprises the second control voltage.
- 1 18. (original) The charge-pump loop filter of claim 17, wherein the first
- 2 control voltage is substantially proportional to the phase difference.

- 1 19. (original) The PLL of claim 17, wherein the second control voltage is
- 2 substantially proportional to an integral of the phase difference.
- 1 20. (original) The PLL of claim 17, wherein the first control voltage adjusts a
- 2 phase of the second clock.
- 1 21. (original) The charge-pump loop filter of claim 17, wherein the second
- 2 control voltage adjusts a frequency of the second clock.
- 1 22. (original) The charge-pump loop filter of claim 17, wherein the update
- 2 period comprises a clock period of the first clock.
- 1 23. (currently amended) A method of operating a charge-pump phase-locked
- 2 loop having a voltage controlled oscillator including a varactor having a first set
- of capacitor cells configured to adjust a capacitance based on a first control
- 4 voltage, and a second set of capacitor cells configured to adjust a capacitance
- 5 based on a second control voltage, the method comprising:
- 6 receiving a first and second update signal each having at least one state
- based on a phase difference between a first clock and a second clock;
- 8 providing the first control voltage having a level substantially proportional
- to the phase difference, including adjusting, during an update period, a voltage
- across an impedance from a reference level based on the states of the first and
- second update signals and to return the voltage across the impedance to the
- reference level prior to an end of the update period, wherein the voltage across the
- impedance comprises the first control voltage; and
- providing the second control voltage having a level substantially
- proportional to an integral of the phase difference clock.

- 1 24. (currently amended) The method of claim 23, wherein <u>said impedance</u>
- 2 <u>comprises a capacitor providing the first control voltage comprises:</u>
- 3 adjusting, during an update period, a voltage across a capacitor from a
- 4 reference level based on the states of the first and second update signals and to
- 5 return the voltage across the capacitor to the reference level prior to an end of the
- 6 update period, wherein the voltage across the capacitor comprises the first control
- 7 voltage.
- 1 25. (original) The method of claim 23, wherein providing the second control
- 2 voltage comprises:
- adjusting a voltage across a capacitor based on the states of the first and
- 4 second input signals, wherein the voltage across the capacitor comprises the
- 5 second control voltage.